

IMPROVED MULTILEVEL INVERTER WITH NEUTRAL POINT POTENTIAL BALANCING FOR HIGH POWER APPLICATION

Ranjith M

Dept. Of Electrical and Electronics, Vidya Academy of Science and Technology Technical Campus, Kilimanoor, Trivandrum m.ranjith89@gmail.com

Abstract—This paper presents low harmonic distortion and neutral-point potential (NPP) balancing in multilevel inverter using multicarrier pulse width modulation (PWM) for medium-voltage high-power industrial ac drives. This method is applicable for fivelevel inverters or higher. A high performance of the machine is observed experimentally at low switching frequency operation employing the proposed technique. In the past, low optimal common-mode distortion and voltage at low-switching-frequency control have been reported using proposed synchronous optimal PWM.

Index Terms—Multilevel inverters, neutralpoint potential (NPP) balancing,mediumvoltage drives, carrier based pulse width modulation (CBPWM).

I. INTRODUCTION

Ac drives have found applications in highpower industrial applications, including oil plant and gas plantsectors, production plants, and process industries. To get the better efficiency at higher power, the voltage rating, rather than the current of the inverter, is increased to limit the conduction losses. Multilevel inverters can achieve higher level of voltage without the need of a transformer while keeping the voltage stress across the devices to half, low dv/dtof the output voltage, and low harmonic distortion, low electromagnetic interference, this resulting in low total harmonic distortion (THD), they gives attractive solution to high-power ac drives [2]-[4].A selective harmonic elimination (SHE) technique used to calculate the switching angles for eliminating harmonics. A generalized SHEtechnique for single-phase two-level and three-phase

invertersto eliminate a fixed number of harmonics was first explained and reported in [5] and [7] in the Fourier domain. Programmedharmonic elimination, which is an extension of previously reported SHE technique has been proposed in [8] and [9]. It develops pulsewidth-modulated (PWM) optimal structureto reduce harmonic distortion. А similar SHE techniqueusing a Walsh function to express the harmonic amplitudes of the inverter output voltage and current as functions of switching angleshas been reported [9], [10]. Fast transient response and efficient harmonic filteringis proposed in [11]. Solution proposed in [12] converts thetranscendental equations that specify the harmonic elimination problem into an equivalent set of polynomial equations tofind the switching angles that produce the fundamental whilenot generating specifically chosen harmonics. The complete solutions for both unipolarand bipolar switching patterns to eliminate the fifth and seventh harmonics are presented.

Quarter-wave symmetric restricts the solution space,

This may result in suboptimal solutions with regard to

the uncontrolled harmonic distribution, and is not strictly necessary. Amore general formulation proposed, removing is the quarterwavesymmetry constraint for harmonic control problems [14].Space vector modulation (SVM) is considered a powerful techniqueto impose low harmonic content in machine windingsif the switching frequency is around 1 kHz or higher. UsingSVM at low switching frequency leads to unacceptable highharmonic distortion of the machine currents.Optimized SVM, which is a modification to conventional SVM, has been reported to minimize THD and to improve the performance of the motordrive. However, this technique is based on switching frequencyhigher than 1 kHz. A method to complete results forthe derive bipolar SHEPWM for both single-phase and threephaseconverters has been presented in [15]. of solutionspresenting Multiple sets an independent solution the to same problememploying SHEPWM for inverter control exist, and certainsets may offer an overall harmonic performance. improved Aminimization method is discussed as a way to obtain thesemultiple sets of switching angles [16]. An alternative realtimeSHE method based on modulation is presented in [17].A modified triangle carrier is identified. which is compared with an ordinary sine wave. In place of the conventionaloffline solution of switching angles, the process simplifies togeneration and comparison of the carrier and sine modulation, which can be done in minimal time without convergence orprecision concerns. The method does not require an initialguess. In contrast with other SHE methods, the method doesnot restrict the switching frequency to an integer multiple of the fundamental. A lowfrequency square-wave inverter with seriesconnected PWM inverter is discussed for highpowerapplications series [18]. The compensators produce only thedesired harmonic net voltages to make the output voltagesinusoidal with small PWM switching harmonics only. Thenet output voltage only has the fundamental component withrelatively small switching harmonics [18]. However, switchinglosses of power semiconductor devices at the medium-voltagelevel still remains concern. Using higher switching a frequencyreduces harmonic distortion but increases the switching lossesand reduces the inverter efficiency. Multicarrier PWM for lowswitchingfrequencycontrol of medium-voltage multilevel inverters whilemaintaining low THD has been reported in [18]–[21]. Thistechnique permits reducing the switching frequency down to20% without sacrificing harmonic content. It has been demonstrated in [18]-[21] that device switching frequency below200 Hz can be combined with lowharmonic distortion in the machinecurrents. Reducing the switching frequency reduces theswitching losses and thus

increases the efficiency of the inverter. Using CBP, low distortion of machine currents and optimalcommon-mode voltage (CMV) in single dc link topology havebeen reported [22]. However, the neutral-point potential (NPP) balancing issue was never reported with the proposed SOPmodulation [21], [22] but was focused on minimizing THD [21]and CMV [22]. The NPP is an important problem and has beenattended in this paper. A simple and easy approach using CBP to address this issue has been proposed. The objective of thispaper is to explain and experimentally demonstrate the NPP balancing using CBP modulation. This paper first introduces the CBP and then the NPP balancing methods while adopting CBP in fivelevel inverters or higher. Note that NPP balancingmeans voltage balancing of the input split capacitors in neutralpointconverters .Fig.1 different five-level shows two inverter topologies withisolated dc links and a common dc link. Defining a five-levelinverter waveform offers an additional degree of freedom aftereach logic level l = 1, i.e., the potential of either l = 2or l = 0 can be chosen. Similarly, after l = -1, l= 0 or -2 can be chosen. Depending on the switching state of that phase, theinverter output potential per phase can acquire five discretelevels, i.e., -ud, -ud/2, 0, +ud/2, or +ud, to which the logiclevels l = -2, -1, 0, 1, and 2 are associated, respectively. This paper has been organized as follows. Generalized multicarrier PWM control is discussed in Section. II. NPP balancing mechanismsare explained in Section III. Simulation circuit IV. Experimental results are demonstrated.

II. SWITCHING PATTERNS

In this method, the pulse patterns (sets of switching angles)are calculated offline, assuming a steady state of the drive.The switching frequency is synchronized with the fundamental frequency of the voltage waveform [18]–[21]. The number of switching angles over a quarter of the fundamental period, which is called a pulse number, is therefore an integer, i.e.,

$$N=floor\left(\frac{(L-1).f_{s,max}}{2.f_1}\right) \qquad (1)$$

where floor generates an integer value. fs, maxis the maximum switching frequency, f1 is the fundamental frequency of the voltage

INTERNATIONAL JOURNAL OF CURRENT ENGINEERING AND SCIENTIFIC RESEARCH (IJCESR)

waveform, , and *L* and *L* is the number of inverter logic levels in the inverter, i.e., L = 3 for a three-level inverterL= 5 for a five-level inverter, etc. Depending on which combination of choices is taken, several possible "*structures*" and, therefore, several inverter-phase potential waveforms for given values of *m* and *N* exist.



Fig. 1.Five-level inverter configurations. (a) Series connection of two threelevelhalf-bridges per phase. (b) Series connection of two threelevel inverters.

$$n_{st} = 2 \text{floor}(N/2) - 1 \tag{2}$$

For example, at N = 7, the number n_{st} of inverter outputpotential waveforms or possible structures is $n_{st} = 7$, as shownin Fig. 2(b) over a quarter period. The modulation index *m* canbe also represented by a ratio of fundamental frequency *f*1torated fundamental frequency *f*1*R*, which is given by

$$m = \frac{f_1}{f_{1R}}(3)$$

At rated fundamental frequency f1R,m=1, and the inverter shows a six-step operation. From (1) and (3), the pulse number can be also defined as

$$N=floor\left(\frac{(L-1).f_{s,max}}{2.f_1}\right)$$
(4)

It is clear from (4) that once setting the maximum switching frequency to a desired low value, pulse number N (number of commutations or switching angles) increases at lower values of modulation index m, i.e., reduction in stator fundamental frequency f1. Therefore, it increases the number of possible structures n_{st} as in (2).



Fig. 2.Multilevel waveforms per quarter wave. (a) Three-level waveform.

(b) Five-level waveforms defined for N = 7. Logic level l = 1 correspondstoud/2 and l = 2 to *ud*

Fig. 2 shows the growth in the number of structures with a pulse number. We have n_{st} = 32 at N = 10, $n_{st} = 1023$ at N = 20, and $n_{st} =$ 2045 at N = 22. Different structures produce different values of distortion d. If the modulation index mis lower, the pulse number Nand the number of possible structures n_{st} will be higher; therefore, the computation time will be also higher. The computation time is significant in the laboratory environment with one computer, albeit modernfast, and advanced. However, in industries with several CPUs strength (higher CPU with advanced computational software), it is no longer critical or serious. The structure with the lowest distortion and continuities in angles is selected switching [18]–[25].Discontinuities in are avoided to achieve a bettertransient response. The dynamic losses of the semiconductordevices are reduced by restricting the switching frequency to a maximum value, i.e., $fs \leq fs$, max. The switching anglesover a quarter of the fundamental period are optimized foreach steady-state operating point using a gradient method that introduces the least distortion [21], [22].Half-wave and quarterwave symmetries are introduced to eliminate even-order harmonics. Therefore, calculation over aquarter of the fundamental period needs to be done to define theswitching angles αi , i =1, 2, ..., N. By symmetry, the angles of a full cycle are generated after optimization.Fig. 2b shows the division of five-level potential V5L into twothree-level potentials V3L-1 and V3L-2 for N = 7. Eight threelevelswitching patterns are possible, as shown in Fig. 2. It isselected such that the constituent two threelevel half-bridgeshare equally loaded, sharing equal losses, producing symmetrical voltage avoiding waveforms, and short voltage spikes/notches, i.e., avoids any very close two consecutive commutations. Judgingbased on the aforementioned criteria. а second *switchingpattern* is selected. With N = 7 being an odd pulse number, one three-level half-bridge operates at (N - 1)/2 and the otherat (N + 1)/21)/2. The switching patterns of the two threelevel half-bridgeshare interchanged either in the next half cycle or after a fullfundamental period to retain symmetry and sharing load andlosses equally, as shown in Fig. 2.Even for an even pulse number Ν. due to different conductiontime (pulse duration) for the two three-level inverters, the pulse patterns between two three-level half-bridges areswapped after every fundamental period or half cycle to balancethe conduction losses and maintain equal load sharing. It also results in thermal balance.

III. NPP BALANCING

Voltage balancing is necessary to the inverter.Based on the modulation index more impact is there on the several patterns.It gives

considerable impact on ripple produced at dc link. Dc link capacitors are connected to the circuit. The voltage difference between the two phase must be very less. The losses introduce the unbalance in the output of the inverter. This gives unbalance output therefore in machine current also. Therefore, the multi carrier pulse pattern may not result in minimal d without accounting this condition of the dc link ripple. The dc link ripples produce distortion in output waveform. Therefore this condition should be satisfied with N number of levels. Unbalance in dc link is more common, but we have reduce this unbalance voltage. There are more number of methods are available for reducing the harmonics here we used neutral point potential balancing. In that several neutral point balancing methods available. It leadsto an incorrect volt-seconds, which influences the incorrect modulation of $(\Delta unp = uC1 - uC2)$ balancing. It gives incorrect modulation of output, so the output hence create the changes in motor parameter also like current, speed and also in torque also. And it also lead to unstable operation of inverter. Furthermore an excessive NPP may imposes the error and voltage stress. A seven level inverter may an medium level (+ud/2, -ud/2) can be imposed by eitherusing the positive capacitor voltage (+ud/2+, -ud/2+) with respectto the neutral pointNor the negative (+ud/2-,-ud/2-). Considering nonzero output voltage only in phase a, e.g., switchingstate S+ = $\{+ud/2+ 0 \ 0\}$, the neutral-point current inpisequal to thephase current ia. On the contrary, the switchingstate $S^{-} = \{+ud/2 - 0 \ 0\},\$ which imposes the same voltage at he machine terminals, leads to inp = -ia. This shows that the redundant levels (+ud/2+,+ud/2-)and (-ud/2+,-ud/2-) have a direct effect on the neutral-point current and henceinfluence the NPP.

A. NPP Balancing by multicarrier PWM

The calculated five-level patterns by carrier based pulse width modulation are divided intotwo three-level patterns and swapped the losses are balanced periodically and to maintain equal load sharing [4] in all situation..Thereby, the redundant medium levels (+ud/2+,+ud/2-) and (-ud/2+,-ud/2-) are periodically used in each phase. Thus, at a steady-state operation, the NPP balancing is aslong as the losses are balanced between the two half-bridgesof each

inverter phase. However, a small ripple exists, and themechanism is slow.



Fig. 3.Natural balancing of the NPP.

IV.SIMULATION CIRCUIT

Simulation is the better way to establish the system and is its efficiency. Fig 4 shows the seven level multilevel inverter shown with neutral point potential balancing done by use of spilt capacitor. In this circuit N=7 and the losses reduced very effectively. The next section shows result of the seven level inverter system with motor parameter.



Fig.4.Simulation circuit of seven level multilevel inverter

EXPERIMENTAL RESULTS

The carrier based control of an induction motor drive was tested using a seven-level inverter. Switching angles calculated using computer programming were stored in a microcontroller. The switching states of the devices were programmed. The following Fig 5 shows the voltage and current waveform of seven level multilevel inverter.



Fig 5.Voltage and current waveform of seven level inverter output

If we connected the system in three phase the three phase output will be delivered.the Fig.6 represent the sevel level inverter which connected in three phase and the voltage waveform three phase multilevel inverter is shown



Fig .6.Voltage waveform of three phase multilevel inverter

Then the inverter can also perform with the load. The load can be any kind of ac drive. The induction motor is here connected as load. The performance of induction motor had been improved because of this neutral point potential balanced multicarrier inverter. It performance has been shown by the following graph. Fig.7 shows torque, speed, current output parameter of the motor.



Fig.7.Induction motor current,speed,torque parameter

The above graph represents the induction motor current, speed, torque. Here speed of the motor increased very well it extends to 1645rpm and the current stabled in 5amps. Torque also stable in this system. Voltage balanced by the use of neutral point potential balancing.



Fig. 8. Natural balancing of NPP error (m = 0.6, N= 10, fs = 280 Hz).

Fig 8 represents the NPP balancing error .It is found at Experimental results and 9 for m =0.78 and N = 5, and for m = 0.65 and N = 6, respectively.An insulated-gate-bipolartransistor-based seven-level inverter is used. The dc link voltage ud=320 V, and the maximum output power of inverter = 30 kVA. The phase potentials of two three-level halfbridges per phase V3L-1 and V3L-2, the fivelevel inverter V5L, and the machine phase current *ia*are shown in the Fig 9.



Fig. 9. Behavior of the NPP error at redundant half-bridge control (m = 0.6 and N = 10).

Similarly, Sbis used for phase b, and Scis used for

Phasec. They are simple logic signals built in a digital platformwith fundamental frequency and 120° phase shifted for otherphases. It is a simple implementation. Signal *So*is not agenerated signal. It is not applied. It is simply a measure oran observation. It has been observed that *So*is a measure of theNPP ripple. An experimental measurement of the control capability, asdiscussed earlier, for the operation point (m = 0.6, N = 10) isgiven in Fig. 13. At time instant t1, the control algorithm forthe NPP is activated.

The NPP error decays to zero within about200 ms. Multicarrier PWM results in minimum harmonic distortion at low switchingfrequency provided that steady-state conditions prevail. Thedynamic modulation error appears instantaneously changesof operating at conditions: it increases harmonic the content.Frequent changes of the operating point generate multipledynamic modulation may errors. Transient conditions, however, interfere adversely with the optimal modulation patterns. Trajectorytracking control is employed to achieve high dynamiccontrol in conjunction with multicarrier PWM[18], [19], [27]. An optimaltrajectory of the stator flux linkage vector is derived from thepulse pattern in actual use. The stator flux linkage vector isforced to follow this target trajectory. Modifying the targettrajectory in transient conditions enables closed-loop torquecontrol in a deadbeat fashion while conserving optimal modulation[18], [19], [27].



Fig.10.Filtered output of seven level inverter

The above Fig.10 shows the filtered output of seven level multilevel inverter. The figure shows waveform similar to sinusoidal waveform because it is free from harmonic distortion.

V. SUMMARY AND CONCLUSION

This project presents the performance of multilevel converter. The simulation results are in close agreement. We can observe that quality voltage the of and current waveforms increases with voltage level. The notches in the current and voltage waveforms reduce with increase in voltage level. Thus comparing the results it is observed that harmonic content has been predominantly reduced and drives performance improve. A new basic neutral potential balancing(NPP) point for the multilevel converter has been proposed.. The

INTERNATIONAL JOURNAL OF CURRENT ENGINEERING AND SCIENTIFIC RESEARCH (IJCESR)

proposed topology extends the design flexibility and the possibilities to optimize the inverter for various objectives. It has been shown that the structure, consisting of NPP with multilevel inverter has the minimum number of switches for a given number of voltage levels. It has been shown that the proposed topology provides 7 levels on the output voltage. The proposed topology not only has lower switches and components in comparison with other one, but also it gives reliable and effective voltage. Reduction of the Power losses and harmonics of the proposed topology is another advantage of the proposed converter. The proposed topologycan be a good solution for applications that require high power quality, or applications that have considerable numbers of dc voltage sources. The simulation for the existing and proposed was done by using the MATLAB/Simulink. The various voltage and current waveforms are also verified. In future the increased levels in neutral point potential balancing multilevel inverter can done and the simulation results for various voltage and currents.

REFERENCES

[1] Till Boller, Joachim Holtz, Life Fellow, and Akshay K. Rathore, "Neutral-point potential balancing using synchronous optimal pulse width modulation of multilevel inverters in medium-voltage high-power ac drives" IEEE Trans. Ind. Electron., vol. 50,no. 1, pp. 549– 557,Jan/Feb 2014.

[2]J. Rodriguez, J. Lai, and F. Z. Peng, "Multilevel inverters: A survey oftopologies, controls and applications," *IEEE Trans. Ind. Electron.*, vol. 49,no. 4, pp. 724–738, Aug. 2002.

[3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevelvoltage source converter for industrial medium voltage drives," *IEEETrans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.

[4] Ó. López, J. Álvarez, J. Doval-Gandoy, and F. D. Freijedo, "Multilevelmultiphase space vector PWM algorithm," *IEEE Trans. Ind. Electron.*,vol. 55, no. 5, pp. 1933–1942, May 2008.

[5] H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltagecontrol in thyristor inverters: Part I—Harmonic elimination," *IEEE Trans.Ind. Appl.*, vol. IA-9, no. 3, pp. 310–317, May 1973.

[6] H. S. Patel and R. G. Hoft, "Generalized harmonic elimination and voltagecontrol in thyristor inverters: Part II—Voltage control technique," *IEEETrans. Ind. Appl.*, vol. IA-10, no. 5, pp. 666–673, Sep. 1974.

[7] I. J. Pitel, S. N. Taluckdar, and P. Wood, "Characterization ofprogrammed-waveform pulse-width modulation," *IEEE Trans. Ind. Appl.*,vol. IA-16, no. 5, pp. 707–715, Sep. 1980.
[8] P. N. Enjeti, P. D. Ziogas, and J. F. Lindsay, "Programmed PWM techniquesto eliminate harmonics: A critical evaluation," *IEEE Trans. Ind.Appl.*, vol. 26, no. 2, pp. 302–316, Mar./Apr. 1990.

[9] F. Swift and K. Kamberis, "A new Walsh domain technique of harmonicelimination and voltage control in pulsewidth modulated inverters," *IEEETrans. Power Electron.*, vol. 8, no. 2, pp. 170–185, Apr. 1993.

[10] T. J. Liang, R. M. O'Connell, and R. G. Hoft, "Inverter harmonic reductionusing Walsh function harmonic elimination method," *IEEE Trans.Power Electron.*, vol. 12, no. 6, pp. 971–982, Nov. 1997.

[11] V. Blasko, "A novel method for selective harmonic elimination in powerelectronic equipment," *IEEE Trans. Power Electron.*, vol. 22, no. 1,pp. 223–228, Jan. 2007.

[12] J. Chiasson, L. M. Tolbert, K. McKenzie, and Z. Du, "A complete solution to the harmonic elimination problem," *IEEE Trans. Power Electron.*,vol. 19, no. 2, pp. 491–499, Mar. 2004.

[13] J. R. Wells, B. M. Nee, P. L. Chapman, and P. T. Krein, "Selectiveharmonic control: A general problem formulation and selected solutions,"*IEEE Trans. Power Electron.*, vol. 20, no. 6, pp. 1337–1345,Nov. 2005.

[14] A. M. Sani and S. Filizadeh, "An optimized space vector modulation sequencefor improved harmonic performance," *IEEE Trans. Ind. Electron.*,vol. 56, no. 8, pp. 2894–2903, Aug. 2009.

[15] V. G. Agelidis, A. Balouktsis, I. Balouktsis, and C. Cossar, "Multiple setsof solutions for harmonic elimination PWM bipolar waveforms: Analysisand experimental results," *IEEE Trans. Power Electron.*, vol. 21, no. 2,pp. 415–421, Mar. 2006.

[16] J. R. Wells, X. Geng, P. L. Chapman, P. T. Krein, and B. T. Nee, "Modulation-based

INTERNATIONAL JOURNAL OF CURRENT ENGINEERING AND SCIENTIFIC RESEARCH (IJCESR)

harmonic elimination," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 336–340, Jan. 2007. [17] G. Poddar and M. K. Sahu, "Natural harmonic elimination of square-waveinverter for medium-voltage application," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1182–1188, May 2009.

[18] J. Holtz and N. Oikonomou, "Synchronous optimal pulsewidthmodulationand stator flux trajectory control for medium voltage drives," *IEEETrans. Ind. Appl.*, vol. 43, no. 2, pp. 600–608, Mar./Apr. 2007.

[19] N. Oikonomou and J. Holtz, "Closed-loop control of medium-voltagedrives operated with synchronous optimal pulsewidth modulation," *IEEETrans. Ind. Appl.*, vol. 44, no. 1, pp. 115–123, Jan./Feb. 2008.

[20] J. Holtz and N. Oikonomou, "Optimal control of a dual three-level invertersystem for medium voltage drives," *IEEE Trans. Ind. Appl.*, vol. 46, no. 3,pp. 1034–1041, May/Jun. 2010.

[21] A. K. Rathore, J. Holtz, and T. Boller, "Synchronous optimal pulsewidthmodulation for low switching frequency control of medium voltage multilevelinverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2374–2381,Jul. 2010. [22] T. Boller, J. Holtz, and A. K. Rathore, "Optimal pulsewidth modulation of a dual threelevel inverter system operated from a single DC link," *IEEETrans. Ind. Appl.*, vol. 48, no. 5, pp. 1610–1615, Sep./Oct. 2012.

[23] T. Geyer, N. Oikonomou, G. Papafotiou, and F. D. Kieferndorf, "Modelpredictive pulse pattern control," *IEEE Trans. Ind. Appl.*, vol. 48, no. 2,pp. 663–676, Mar./Apr. 2012.

[24] N. Oikonomou, C. Gutscher, P. Karamanakos, F. Kieferndorf, andT. Geyer, "Model predictive pulse pattern control for the five-level activeneutral point clamped inverter," in *Proc. IEEE Energy Convers. Congr.Expo.*, 2012, pp. 129–136.

[25] J. Holtz and N. Oikonomou, "Neutral point potential balancing algorithmat low modulation index for three-level inverter medium-voltage drives,"*IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 761–768, May/Jun. 2007.

[26] H. T. Mouton, "Natural balancing of threelevel neutral-point-clampedPWM inverters," *IEEE Trans. Ind. Electron.*, vol.49, no. 5, pp. 1017–1025, Oct. 2002.

[27] N. Oikonomou, "Control of mediumvoltage drives at very low switchingfrequency," Ph.D. dissertation, Univ. Wuppertal, Wuppertal, Germany, 2008.