

DESIGN OF SUB VOLT AND ENHANCED BAND WIDTH IMPROVED IMPEDANCECURRENT MIRROR

P. Anil Kumar¹ Dr. Bharti Chourasia², Dr. N. Raj³, Dr. Komal Kanojia⁴ ¹Ph.D Scholar, Dept of Electronics and Communication Enginering,

Sarvepalle Radhakrishnan University, India

²Professor, Department of Electronics and Communication Enginering,

SRK University, Bhopal, India

³Assistant Professor, Department of Electronics and Communication Enginering,

LMNIIT Jaipur, India

⁴Associate Professor, Department of Electronics and Communication Enginering, SRK

Abstract—In this paper, an efficient current mirror is proposed using a quasi-floating gate based MOSFET. SC (self-cascode) structure greatly improves increase in resistance an almost floating gate approach helps improve the drain-source voltage of the line MOSFET itself cascode and consequently both cascode transistors themselves get bored because both **MOSFETs** saturate this results in increased effective transconductance. The proposed current mirror also uses feedback at the input -part to reduce the input resistance. The current mirror works well up to 785 gigahertz bandwidths. The input and output impedances achieved are 390 X and 136 G X respectively. A complete analysis is done with the MOSFET Models with 180 nm CMOS technology sub threshold $(\pm 0.5 \text{ V})$ voltage. Index Terms— Self cascode, Quasi-floating gate Current mirror, Transconductance, **Output resistance**

I. INTRODUCTION

The Nano meter device dimensions and under voltage characteristics preferred highperformance digital logic design functions. But these devices do not provide satisfactory performance in designing analog circuits which is largely due to the effect of channel length modulation (CLM). Among various approaches, the self cascode (SC) MOSFET is widely adopted to reduce such the CLM effect [1, 2]. However, the SC structure has a disadvantage of having requirement of large device dimensions. Many solutions have been introduced to compensate such requirements [3–5]. The threshold voltage was always a great obstacle in circuit design, especially for low voltage analog circuits. The main cause is due to fact that the scaling technique cannot be applied to the threshold voltage In this regard, the minimum supply voltage cannot be obtained is scaled below the MOSFET threshold voltage. There are little widely accepted low voltage (LV) low power (LP) technologies who have shown their potential are under the threshold (weak inversion) range [7], level shifting technique [8], Mass-electric technology [9], floating gate (FG) structure [10], Quasi-Floating Gate (QFG) structure [11] and Bulk controllable floating/quasi-floating gate (BULK DRIVENFG/BULK DRIVENQFG) structure [12]. These LVLP techniques are classified unusual techniques. However, related the downside of using these techniques is minimal comparison of the transconductance and thus low bandgap circuits for gate-driven (GD) **MOSFET-based** designs between above mentioned techniques, FG and its modified structure QFG has proven its potential in LV analog design provides multi-input capacitive coupling that promotes threshold voltage scaling. Apart from this, when the result of QFG combined with BULK DRIVEN technique a new structure popularly known as BULK DRIVENQFG MOSFET showed improved frequency parameters over of simple BULK DRIVEN based different designs. Commonly BULK DRIVEN based circuit designs provide a very low voltage operation but do suffers from poor linearity and extremely low

INTERNATIONAL JOURNAL OF CURRENT ENGINEERING AND SCIENTIFIC RESEARCH (IJCESR)

transconductance. So, based upon the desired performance parameter enhancement of designs, the choices of technique is developed.

There are few non-conventional techniques can be found as: based on BULK DRIVEN [13], based on FG [14, 15], based on QFG [16-20] and based on BULK DRIVENQFG [21-23]. Few recent works on low power current mirror design can be found in [24–27]. In this paper, a modified structure of gate driven Self Cascode (SC) is proposed which uses the Quasi floating gate (QFG) MOSFET. The proposed QFG-SC structure results in operation of both the MOSFETs in saturation mode resulting in improved performance over conventional gate driven SC structure. Further to evaluate the performance of proposed QFG-SC, current mirror designs is presented and compared with its conventional architecture.

The paper explains the different sections. In Section II detailsabout the proposed QFG-SC structure followed to design of basic current mirror circuit based on proposed QFG-SC and as well based on conventional SC structure in Sect. III. Also this section includes a high performance current mirror

design to exploit the features of proposed QFG-SC structure.The current mirror designs is supported by their smallsignal model analysis. The simulation results are discussed and inconclusion and future work in sec IV and Sect. V respectively.

II. Quasi Floating Gate Self Cascode Strcture



Fig: 1 Self cascode structure: a Conventional SC



Fig:2Self cascode structure:Modified QFGSC

Analysis of Fig. 1, showed operation of M1 in linearmode whereas M2 in saturation mode. However, if M1 ischanged from linear mode to saturation mode then effectivetransconductance can

be increased which can used inhigh gain analog circuits. The possibility of this conditionexist if VDS of M1 is increased, i.e. Vth,M2\Vth,M1. The

Required condition need to be satisfied for operatingboth the MOSFETs of SC in saturation region is [5]:

$$V_{DS,sat.M_2} \ge V_{th,M_1} - V_{th,M_2}.$$
 (1)

$$V_{ih2,eff} = \frac{C_{T,qfg}}{C_2} V_{ih2} - \frac{C'_{GD,MP}}{C_2} V_{DD},$$
(2)

To achieve this condition, the QFG technique is used inthe proposed design. In Fig. 1b, the transistor M2 ischanged to QFG with the help of input capacitor C2 and theMOSFET MP working in cut-off region so as to realizelarge value resistance. Under such the effective thresholdvoltage of M2 changes to equation 2. where CT;qfg is the total capacitance seen at the QFGnode of M2 and COGD;MP is the parasitic capacitance of MP.

The advantage of using QFG can be seen in (2) where the effective threshold of M2 gets scaled down due to which the possibility of satisfying the condition for saturation region shown in (1) increases. The QFG MOSFET leads to increased value of VDS of M1 which changes its

operatingregion from linear to saturation. As both the MOSFETs ofSC turns in saturation, the effective transconductance getsincreased. The effective transconductance of proposedQFG-SC is calculated as:

$$G_{m,QFG-SC} = \frac{g_{m1}r_{01} + g_{m2,qfg}r_{02,qfg} + g_{m1}g_{m2,qfg}r_{01}r_{02,qfg}}{r_{01} + r_{02,qfg} + g_{m2,qfg}r_{01}r_{02,qfg}}.$$
 (3)

III Proposed Quasi Floating Gate SC current mirror



Fig 3:Proposed high performance current mirror

The working principle remains the same like that of its conventional design. In order to reduce the input resistancea scaling factor is introduced in the input resistance. This factor is introduced by applying a negative feedback via MOSFET M11 and current source IB11. As the drain current of M11 is constant due to current source IB11, any change in the input current is sensed by M1 and accordingly

produces suitable change in its gate-to-source voltage(Vgs,M1). The input node experience a scaling factor of($gm_{11}r_{011}$) which helps in reducing the resistance further.Similarly, to boost the output resistance the output sectionis modified by using proposed QFG-SC structure. TheMOSFET M5 andM6 together forms the

self cascade structure and to convert it in QFG, a capacitor C1 and cutoffmode MOSFET Mp is used at the gate node of M5. TheQFG-SC structure introduces a multiplying factor of(gm7r07) in the output resistance which significantly boostthe output resistance. Though these modification does notaffect the bandwidth but it can be also improved byapplying the compensation techniques like resistive, inductive etc. [30].

(i) Input resistance:

Small signal model for calculating the input resistance ($R_{in,prop}$) of proposed current mirror is shown in Fig. 4.

At node 1

$$\dot{a}_{in} - \frac{V_{11}}{R_1} - g_{m1}V_1 - \frac{V_1}{r_{01}} = 0$$
(4)

At node 1

$$g_{m11}V_1 + \frac{V_1 - V_{11}}{r_{011}} - \frac{V_{11}}{R_{11}} = 0$$
(5)

Since $g_m r_0 > > 1$

$$V_{11} \approx g_{m11}(r_{011}//R_{11})V_1 \tag{6}$$

From (4) and (6)

$$i_{in} = \left(\left(\frac{1}{R_{11}} + g_{m1} \right) g_{m11} (r_{011} / / R_{11}) + \frac{1}{r_{01}} \right) V_1 \tag{7}$$

By Solving the eq (7)

$$R_{in} = \frac{V_1}{i_{in}} \approx \frac{1}{g_{m1}g_{m11}(r_{011}//R_{11})}$$
(8)

For an ideal current source, $R_{11} = \infty$

$$R_{in,prop.} \approx \frac{1}{(g_{m11}r_{011})g_{m1}}$$
 (9)

From (9), it can be observed that compared to conventionalcurrent mirror there is a scaling factor of (gm11r011)in the input resistance. However, it remains similar to thatof conventional FVF current mirrorit can be observed that compared to conventionalcurrent mirror there is a scaling factor of (gm11r011)in the input resistance. However, it remains similar to thatof conventional FVF current mirror.

(ii) Output resistance:

The small signal model for calculating the output resistance of proposed current mirror $R_{out;prop:}$ is shown in Fig. 5.The symbols used throughout analysis are the standardspice model

parameters of MOSFET and have their usual meaning.



Fig. 4 Small signal model for calculating output resistance

Here
$$i_{out} = g_{m6}V_{52} + \frac{V_{out} - V_2}{r_{o6}}$$

 $V_2 = i_{out}r_{o2}$

and

$$V_5 = -(g_{m5}r_{05})(g_{m3}r_{03})(1 + g_{m4}r_{04})(g_{m7}r_{07})V_2$$

From above (10), (11), (12)

$$R_{out} = \frac{V_{out}}{i_{out}} = (r_{o6} + r_{o2}((g_{m6}r_{o6})(g_{m5}r_{o5})))$$

$$(g_{m7}r_{07})(g_{m3}r_{o3})(1 + g_{m4}r_{o4}) + (1 + g_{m6}r_{o6})))$$
(13)

Since $g_m r_o > > 1$

$$R_{out,prop.} \approx r_{o2}(g_{m3}r_{o3})(g_{m4}r_{o4})(g_{m5,qfg}r_{o5,qfg})(g_{m6}r_{o6})(g_{m7}r_{07})$$
(14)

whereas for conventional architecture it is [18]

$$R_{out,conv.} \approx r_{o2}(g_{m3}r_{o3})(g_{m4}r_{o4})(g_{m5}r_{o5})(g_{m6}r_{o6})$$
(15)

From (14) and (15), the improvement in output resistance can be seen by factor $(g_{m7}r_{07})$ compared to its conventional architecture.

IV Simulation results

The conventional and proposed current mirrors is simulated n 180 nm CMOS process at ± 0.5 V power supply. The enhancement type of MOSFETs is used in this paper to design current mirror circuit. The device dimensions taken for simulation purpose in CM designs presented are shown in Table 1. The other assumed parameters for circuit simulations are also listed in respective tables. The simulation results well support the mathematical analysis of proposed designs. The current transfer characteristic of proposed current mirror ranging from 0 to 700 μ A is shown in Fig. 6. The input characteristics are shown in Fig. 7.



Fig5: current Tansfer characteristics ranging (0-









Fig8:Output Resistances

Table 1	(W	and L	of M	OSFET)
---------	----	-------	------	--------

Transistors	W (μm)	L (µm)	Transistors	W (μm)	$L(\mu m)$		
M11	25	0.24	M5	2.24	0.24		
M1	25	0.24	M6	5.25	0.24		
M2	25	0.24	M7	2.24	0.24		
M3	10	0.24	MP	0.24	0.24		
M4	10						
$C1 = 1pf$, supply = ± 0.5 V, $IB11 = IB1 = 30 \mu A$,							
$IB2 = IB3 = 100 \ \mu A$							

Table 2(Comparision of performanceparametersof proposed CM)

Parameters	[25]	[30]	[18]	Proposed CM (Fig. 3)
Input current (uA)	0-500	-	0-700	0-700
Input resistance (ohm)	17	8	780	378
Output resistance (ohm)	750 K	-	13G	137G
-3db frequency (HZ)	4.5G	11.1G	2.4G	2.2G
Supply (V)	± 0.5	1.5	± 0.5	± 0.5
Technology (um)	0.18	0.18	0.18	0.18

V Conclusion and future scope

With the increased transconductance of QFG self cascode, the proposed current mirror exhibitsgiga ohm range output resistance fig 8. The reduced inputresistance is achieved by using a feedaback at the inputnode.

the proposed current mirror has good input andoutput resistance. However, the input resistance can befurther reduced by using the additional feedback loop in theinput section. Apart from resistance it has been observed that the bandwidth of proposed current mirror is limited to 2.2 GHz range and by the compensation techniques can be applied to proposed circuit to wide bandwidth.

References

1.Gerosa A, Neviani A (2003) Enhancing output voltage swing in low voltage micropower OTA using self-cascode. Electr Lett39(8):638–639

2.Galup-Montoro C, Schneider MC, Loss IJB (1994) Series-parallel association of FET's for high gain and high frequency applications.

IEEE J Solid State Circuits 29(9):1094–1101

3. Fujimori I, Sugimoto T (1998) A 15 V, 41mW dual-channelaudio delta-sigma D/A converter. IEEE J Solid State Circuits33(12):1863–1870

4. Na K-Y, Baek K-J, Kim Y-S (2012) Nchannel dual-workfunction gate MOSFET for analog circuit applications. IEEETrans Electron Devices 59(12):3273–3279

5. Baek KJ, Gim JM, Kim HS, Na KY, Kim NS, Kim YS (2013) Analogue circuit design methodology using self-cascode structures. Electr Lett 49(9):591–592

6.Baek KJ, Na KY, Kim YS (2016) Selfcascode structures using optional devices in standard CMOS technology. IDEC J Integr Circuits Syst 02(1):1–7

7. Wang BH, Clhoun AP, Chandracasan (2006) Sub-thresholddesign for ultra low-power systems . Springer, New York

8. Rajput SS, Jamuar SS (2001) Low voltage, low power, highperformance current mirror for portable analogue and mixedmode applications. IEE Proc Circuits Devices Syst148(5):273–278

9. Blalock BJ, Allen PE, Rincon-Mora G (1998) Designing 1-V opamps using standard digital CMOS technology. IEEE TransCircuits Syst II Analog Digit Signal Process 45(7):769–780

10. Hasler P, Lande TS (2001) Overview of floating-gate devices, circuits, and systems. IEEE Trans Circuits Syst II Analog DigitSignal Process 48(1):1–3

11. Ramirez-Angulo J, Lopez-Martin AJ, Gonzalez-Carvajal R,Munoz CF (2004) Very low voltage analog signal processingbased on quasi floating gate transistors. IEEE J Solid State Circuits

39(3):434-442

12. Khateb F (2015) The experimental results of the bulk-drivenquasi-floating-gate MOS transistor. AEU Int J Electr Commun69(1):462– 466

13. Aggarwal B, Gupta M, Gupta AK (2013) Analysis of low voltagebulk-driven self-biased high swing cascode current mirror.Microelectron J 44(3):225–235 14. Sharma S, Rajput SS, Mangotra LK, Jamuar SS (2006) FGMOScurrent mirror: behaviour and bandwidth enhancement. AnalogIntegr Circuit Signal Process 46(3):281–286

15. Manhas PS, Sharma S, Pal K, Mangotra LK, Jamwal KKS (2008)High performance FGMOS-based low voltage current mirror.Indian J Pure Appl Phys 46(5):355–358

16. Gupta R, Sharma S (2012) Quasi-floating gate MOSFET basedlow voltage current mirror. Microelectron J 43(7):439–443

17. Esparza-Alfaro F, Lopez-Martin AJ, Carvajal RG, Ramirez-AnguloJ (2014) Highly linear micropower class AB current mirrorsusing quasi-floating gate transistors. Microelectron J45(10):1261–1267

18. Raj N, Singh AK, Gupta AK (2014) Low power high outputimpedance high bandwidth QFGMOS current mirror. MicroelectronJ 45(8):1132–1142

19. Aggarwal B, Gupta A (2021) QFGMOS and FGMOS based lowvoltagehigh performance MI-OTA. Int J Inf Technol 13:415–422

20. Aggarwal B, Bansal P, Sharma SK (2021) Basic low-voltage highgain amplifier block having multiple-inputs designed using differential FVF. Int J Inf Technol 13:1019– 1023

21. Raj N, Singh AK, Gupta AK (2014) Lowvoltage bulk-drivenself-biased cascode current mirror with bandwidth enhancement.Electron Lett 50(1):23–25

22. Raj N, Singh AK, Gupta AK (2015) Low voltage high outputimpedance bulk-driven

quasi-floating gate self-biased highswingcascode current mirror. Circuit Syst Signal Process35(8):2683–2703

23. Raj N, Singh AK, Gupta AK (2016) Low voltage high performancebulk-driven quasifloating gate self-biased cascode currentmirror.Microelectron J 52(1):124–133

24. Doreyatim MS, Akbari M, Nazari M (2019) A low-voltage gainboosting-based current mirror with high input/output dynamicrange. Microelectron J 90:88–95

25. Bchir M, Aloui I, Hassen N (2020) A bulkdriven quasi-floatinggate FVF current mirror for low voltage, low power applications.Integration 74:45–54

26. Shrivastava A, Pandey R, Jindal C (2020) Low-voltage flippedvoltage follower cell based current mirrors for high frequencyapplications. Wirel Pers Commun 111:143–161

27. Raj N (2021) Low voltage FVF current mirror with high bandwidthand low input impedance. Iran J Electr Electr Eng 17:1–7

28. Torralba A, Carvajal RG, Ramirez-Angulo J, Munoz E (2002)Output stage for low supply voltage high-performance CMOScurrent mirrors. Electr Lett 38(24):1528–1529

29. Prodanov VI, Green MM (1996) CMOS current mirrors withreduced input and output voltage requirements. Electr Lett32(2):104–105 30. Gupta M, Singh U, Srivastava R (2014) Bandwidth extension ofhigh compliance current mirror by using compensation methods.Act Passiv Electr Compon 1–8