# ANALYSIS OF SINGLE-PHASE Z-SOURCE INVERTER 

${ }^{1}$ K. N. Madakwar, ${ }^{2}$ Dr. M. R. Ramteke<br>VNIT-Nagpur<br>Email: ${ }^{1}$ kapil.madakwar@gmail.com, ${ }^{2}$ mrr_vrce@rediffmail.com


#### Abstract

This paper deals with the analysis of a single-phase Z-source inverter with common ground between the source and load. It gives the output same as that for full-bridge inverter for the specified input using only two switches. One-cycle control strategy is used as controlling technique for this topology. The topology is analysed using load and no load condition and verified by the simulation results.


Index Terms-Converter, one cycle control, single phase $Z$ source inverter, $Z$ source inverter.

## 1. INTRODUCTION

The traditional power converters are basically of two types: voltage-source converters and current source converters. These can be used in single phase as well as three-phase power converters. This paper mainly focuses on a single-phase power conversion. The traditional voltage-source converters and current-source converters have certain disadvantages associated with them. In case of voltage-source (V-source) converters, it acts as a buck (step-down) converter for DC to AC power conversion and as a boost (step-up) converter for AC to DC power conversion. In case of current source (I-source) power converter, it acts as a boost converter for DC to AC power conversion and as a buck converter for AC to DC power conversion. Thus, V-source and I-source power converter can be used as either as a boost or a buck converter and not as a buck-boost converter. Moreover, in case of a three-phase power conversion, if both the upper and lower switches of the same leg are simultaneously turned ON either by purpose or
by electromagnetic interference, a shoot-through occurs and the converter is damaged [1].

For single-phase power conversion, the basic topologies used include the bridge topologies. Fig. 1(a) and (b) shows full bridge inverter and half bridge inverter topologies resp. In case of full bridge inverter, four switches are used to get desired output voltage, whereas in case of half bridge inverter topology only two switches are used. But the output voltage obtained in half bridge inverter topology is half the input voltage.


Fig. 1 (a): Full bridge inverter


Fig. 1 (b): Half bridge inverter
Due to the use of more switches, full bridge inverter topology is costly. All the disadvantages mentioned above of the traditional V-source, Isource and bridge converter topologies are overcome by the use of Z-source (impedance source) converters.

## 2. Z-SOURCE CONVERTER

The impedance source or Z-source converter provides the unique features which overcomes the disadvantages of the traditional voltage source converters and current source converters. Fig (2) shows the basic structure of Z-source converter topology. It employs the unique impedance network which is used to couple the converter circuit to the power source (may be voltage source or current source), load or another converter. It can be used for implementing DC to $\mathrm{AC}, \mathrm{AC}$ to $\mathrm{DC}, \mathrm{DC}$ to DC or AC to AC power conversion with both the step-down and step-up features [1].

In basic topologies, Z -source networks are symmetrical. The basic impedance network consists of two identical inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ and two identical capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ connected in X-shape as shown in Fig. 2 providing coupling between the power source and load. The impedance network is the energy storing element for the converter. The same impedance network can be used in a single-phase or three-phase Zsource converter topology. Depending on the type of power supply used, Z-source converter is either voltage-fed Z -source converter or currentfed Z -source converter. In case of 3-phase converters, a voltage-fed Z-source converter has an unique feature of allowing both the upper and lower power switches of the same phase-leg to be turned ON simultaneously without damaging the converter [2].


Fig. 2: Basic structure of Z-source converter

(a)

(b)

Fig. 3: 1-ph Z-source converter topologies
(a) Voltage-fed (b) Current-fed

The single-phase Z-source inverter consists of two switches and impedance source network giving the output same as that of the full bridge inverter with reduced number of switches. Fig. 3(a) and 3(b) shows the basic topologies of single-phase Z-source converter: (a) Voltage-fed and (b) Current-fed resp. The two switches S1 and S2 are tuned ON and OFF in complement. The relationship between the voltage gain and duty ratio D of the voltage-source and currentsource topologies, respectively, is given by

$$
\begin{align*}
\frac{V o}{V i} & =\frac{D}{2 D-1}  \tag{1}\\
\text { and } \quad \frac{V o}{V i} & =\frac{2 D-1}{D-1} \tag{2}
\end{align*}
$$

From equation (1), when voltage gain is plotted against duty ratio, it shows that the Z -source converter acts as both step-up and step-down converter. This is a unique feature of Z-source inverter as compared to other inverters. From fig 3(a) and 3(b), it can be seen that these topologies need separate grounding for source and load and hence it cannot be used in cases where a common grounding is required for source and load. This paper deals with a single-phase Z-source inverter topology with common ground between the source and load [3]. One-cycle controlled strategy is adopted as a control strategy for this topology [4].

## 3. SINGLE-PHASE Z-SOURCE INVERTER TOPOLOGY WITH COMMON GROUND

Fig. 4 shows the single-phase Z-source inverter topology having common ground between the input and the output. The Z-source network employed in this topology is unsymmetrical unlike the basic Z -source inverter topology
discussed above. The proposed topology constitutes an unsymmetrical impedance network consisting of two inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ and a single capacitor C , DC voltage source $\mathrm{V}_{\mathrm{i}}$, two switches $S_{1}$ and $S_{2}$ and filter capacitor $C_{f}$. This topology uses only two switches unlike fullbridge inverter which uses 4 switches while keeping the voltage transfer ratio the same as for the full-bridge inverter topology.

The two switches $S_{1}$ and $S_{2}$ act in complement to each other. Assuming ' $D$ ' to be the duty ratio and ' $T$ ' to be the switching period, switch $S_{1}$ is ON for DT period and switch $\mathrm{S}_{2}$ is ON for the period (1-D)T. So, there exist two switching states in one switching cycle which are shown in Fig. 5(a) and 5(b).


Fig.4: 1-ph Z-source inverter topology with common ground

(a)

(b)

Fig. 5: Equivalent circuits (a) State 1 (b) State 2
For the period DT, from fig. 5(a), the equations can be written as,

$$
\begin{align*}
& L_{1} \frac{d i_{L 1}}{d t}=V_{i}-v_{o} \\
& L_{2} \frac{d i_{L 2}}{d t}=v_{C}-v_{o} \\
& C \frac{d v_{c}}{d t}=-i_{L 2} \\
& C_{f} \frac{d v_{o}}{d t}=i_{L 1}+i_{L 2}-i_{0} \tag{3}
\end{align*}
$$

For the period (1-D)T, from fig. 5(b), the equations can be written as,

$$
\begin{aligned}
& L_{1} \frac{d i_{L 1}}{d t}=-v_{c} \\
& L_{2} \frac{d i_{L 2}}{d t}=-v_{i} \\
& C \frac{d v_{c}}{d t}=i_{L 1}
\end{aligned}
$$

$$
\begin{equation*}
C_{f} \frac{d v_{\theta}}{d t}=-i_{0} \tag{4}
\end{equation*}
$$

Averaging equations (3) and (4) over time period T , we write,

$$
\begin{aligned}
& L_{1} \frac{d i_{L 1}}{d t}=D\left(V_{i}-v_{o}\right)-(1-D) v_{c} \\
& L_{2} \frac{d i_{L 2}}{d t}=D\left(v_{c}-v_{o}\right)-(1-D) v_{i} \\
& C \frac{d v_{c}}{d t}=-D i_{L 2}+(1-D) i_{L 1}
\end{aligned}
$$

$$
\begin{equation*}
C_{f} \frac{d v_{0}}{d t}=D\left(i_{L 1}+i_{L 2}\right)-i_{o} \tag{5}
\end{equation*}
$$

From the above equations and the circuit, the steady state equations can be written as,

$$
\begin{align*}
& v_{C}=V_{i}  \tag{6}\\
& \frac{v_{0}}{V_{i}}=\frac{2 D-1}{D}  \tag{7}\\
& i_{L 1}=i_{o} \tag{8}
\end{align*}
$$

$$
\begin{equation*}
i_{L 2}=\frac{1-D}{D} i_{L 1} \tag{9}
\end{equation*}
$$

From equation (7), it can be seen that the network performs buck-boost conversion with changing polarity when $\mathrm{D}<0.5$. Also, it acts as a buck inverter for $\mathrm{D}>0.5$ with the output polarity same as that of the input. For small value of duty ratio, the circuit is affected more by external factors. For this topology, duty ratio ranges from $1 / 3$ to 1 and hence it acts as a buck inverter. From equation (9), we get the relation between two inductor currents, which depends on the duty ratio. For the minimum value of duty ratio, we get maximum unbalance in the two inductor currents as $\mathrm{i}_{\mathrm{L} 2}=2 \mathrm{i}_{\mathrm{L} 1}$.

From fig. 4 and equation (6), we can write the equation for voltage across switch S1 as,

$$
\begin{equation*}
v_{S 1}=v_{C}+V_{i}-v_{o}=2 V_{i}-v_{o} \tag{10}
\end{equation*}
$$



Fig.6: Z-Source inverter with one-cycle control strategy.

Thus, the voltage across the switches is more.
The elements of the impedance networks are designed based on the ripple contents. Fig. 5(b) shows that the capacitor $C$ is charged by the current $i_{L 1}$ in the time interval (1-D)T. Thus, the voltage ripple across the capacitor is given by

$$
\begin{equation*}
\Delta V_{C}=\frac{i_{L 1}(1-D) T}{C} \cong C=\frac{i_{L 1}(1-D) T}{k_{v^{*} v_{i}}} \tag{11}
\end{equation*}
$$

Also, the inductor current ripple can be given as,
$\Delta i_{L}=\frac{V i * D * T}{L} \cong L=\frac{V i * D * T}{k_{i * i_{L}}}$
(12)

Where, $k_{v}$ and $k_{i}$ are capacitor voltage and inductor current ripple factors respectively.

## 4. ONE-CYCLE CONTROL THEORY

Using one-cycle control strategy, the power source perturbations can be minimised and highly efficient constant frequency control can be achieved. It corrects switching error on one switching cycle. Duty ratio of the switch depends on the states of the current switching cycle. Fig. 6 shows Z-Source inverter with one-cycle control strategy.

The voltage across switch S 1 is sensed and fed to the integrator. S1 is switched OFF and S2 is switched ON by the clock signal. Thus, the integrator voltage is given by,

$$
\begin{aligned}
v_{i n t} & =k \int_{0}^{t}\left(V_{S 1} d t\right) \\
& =k \int_{0}^{(1-D) T}\left(v_{C}+V_{i}-v_{o}\right) d t
\end{aligned}
$$

The integrator will reset when the integrator value reaches $V_{i}-V_{\text {ref }}$ and S 1 will be switched ON.

$$
v_{\underset{(14 t}{ }}=V_{i}-V_{r e f}
$$

The average value across the switch S 1 is given by
$\overline{V_{S 1}}=\frac{1}{T} \int_{0}^{(1-D) T}\left(v_{C}+V_{i}-v_{o}\right) d t=\mathrm{K}\left(V_{i}-\right.$
$\left.V_{r e f}\right)$
Where, $K=\frac{1}{k T}=1$
The average voltage across inductor L , in steady state, is zero.

$$
\overline{V_{S, 1}}=V_{i}-v_{o}
$$

$$
(16)
$$

Comparing equations (15) and (16)

$$
\begin{equation*}
V_{i}-V_{r e f}=V_{i}-v_{o} \tag{17}
\end{equation*}
$$

Thus, $\quad V_{r e f}=v_{o}$

## 5. SIMULATION RESULTS

Simulations have been performed to analyse the proposed topology. The z-network parameters used are: Inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}=2 \mathrm{mH}$, capacitor $\mathrm{C}=220 \mu \mathrm{~F}$. Other parameters are: Input DC voltage $\mathrm{V}_{\mathrm{i}}=350 \mathrm{~V}$, output voltage $\mathrm{V}_{\mathrm{o}}$ $=230 \mathrm{~V}$, output voltage frequency is 50 Hz , switching frequency is 25 kHz and filter capacitance $\mathrm{C}_{\mathrm{f}}=25 \mu \mathrm{~F}$. The load resistance is 60
$\Omega$. Fig. 8 shows the simulation results for load resistance $\mathrm{R}=60 \Omega$. Also, to analyse the effect of mutual inductance, coupling of factor of 0.5 is used for the same parameters. Fig. 9 shows the simulation results for load resistance $\mathrm{R}=60 \Omega$ with mutual inductance. From fig. 8 and fig.9, it can be seen that the ripples are reduced to the great extent by the use of mutually coupled inductors. Fig. 10 shows the simulation results for no load with mutual inductance.


Fig.7: Principle Waveform for one-cycle control



Fig 8: Simulation result for load resistance $R=60 \Omega$ without mutual inductance.


Fig 9: Simulation result for load resistance $\mathrm{R}=60 \Omega$ with mutual inductance.


Fig. 10: Simulation results for no load with mutual inductance.

## 6. CONCLUSION

A single-phase Z-source inverter topology with common ground between the supply and load has been analysed. The topology is analysed by network analysis and simulation also performed to check the result. The effect of mutual inductance in Z-source network has also been analysed.

## 7. REFERENCES

[1] F. Z. Peng, "Z-source inverter," IEEE Trans. Ind. Appl., vol. 39, no. 2, pp. 504-510, Mar./Apr. 2003.
[2] M. J. Rastegar Fatemi, S. Mirzakuchaki, S. M. J. Rastegar Fatemi, "Wide-range control of output voltage in $z$-source inverter by neural network", in Proc. IEEE ICEMS, 2008, pp. 1653-1658.
[3] Y. Tang, S. Xie, and C. Zhang, "Single-phase Z-source inverter," IEEE Trans. Power Electron., vol. 26, no. 12, pp. 3869-3873, Dec. 2011.
[4] K. M. Smedley and S. Cuk, "One-cycle control of switching converters," IEEE Trans. Power Electron., vol. 10, no. 6, pp. 625-633, Nov. 1995.
[5] M. Shen, A. Joseph, Y. Huang, F. Z. Peng, and Z. Qian, "Design and Development of a 50 kW Z-Source Inverter for Fuel Cell Vehicles," in Power Electronics and Motion Control Conference, 2006.
IPEMC '06. CES/IEEE 5th International, 2006, pp. 1-5.
[6] Y. Yu, Q. Zhang, X. Liu, and S. Cui, "DC-link voltage ripple analysis and impedance network design of single-phase Z -source inverter," in Proc. 14th European Conf. Power Electron. Applicat., Birmingham, UK, 2011, pp. 1-10.
[7] S. Rajkaruna and Y. R. L. Jayawickrama, "Designing Impedance Network of Z-Source Inverters", Proc. of the 7th International Power Engineering Conference, 2005, pp. 962-967.
[8] S. Rajakaruna and L. Jayawickrama "Steadystate analysis and designing impedance network of Z-source inverters", IEEE Trans. Ind. Electron., vol. 57, no. 7, pp.2483-2491, 2010.

