

A HIGH SPEED ∑∆ ANALOG TO DIGITAL CONVERTER FOR A GENERAL PURPOSE RF FRONT END IN 90NM-TECHNOLOGY

¹Ramya.C.B,²Akshatha.N,³Chethana.V

2nd Semester, VLSI Design and Embedded System, RNS Institute of Technology Email id: ¹ramyacb541@gmail.com, ²akshathan265@gmail.com, ³vchethana8@gmail.com

Abstract:

In this report a transistor-level design of a GHz $\sum \Delta$ analog-to-digital converter for an RF front end is proposed. The design is current driven, where the integration is done directly over two capacitances and it contains operational amplifiers. no The clock frequency used for verification was 2.5 GHZ and the output bandwidth was 10 MHz. The system is flexible in that the number of internal bits can be scaled easily and in this report a three-bit system yielding an SNR of 76.5 dB as well as a four-bit system yielding an SNR of 82.5 dB are analyzed. Keywords: ADC, Opamp, SNR.

Introduction:

A software defined radio is a communication system that can be used for a wide range of frequency bands and modulation techniques by changing the software that runs on the system but not changing the hardware. An important part in this system is a wide-band analog-todigital converter (ADC) that produces a digital signal that can be processed by the software. One approach for this ADC is a $\sum \Delta$ -design that uses oversampling with a much higher clock frequency than the output frequency in order to reduce the quantization noise of the ADC.

ADC Characterization:

There are several different parameters that are important when analyzing the noise contribution of an analog-to-digital converter. \underline{SNR} = Signal-to-noise-ratio describes the relation between the signal power and the noise and is defined as

 $[SNR = 10 \log 10(Ps/Pn) (dB)].$

Spurious-free SFDR = dynamic range. Harmonics of input frequencies and intermodulation products of two or more input frequencies can cause large unwanted signals at other frequencies. These signals are called spurious signals and the relation between the largest spurious signal and the input signal is called SFDR and is defined as

 $[SFDR = 10 \log 10(Ps/Pd,max)(dB)].$

 \underline{SINAD} = Signal-to-noise-and distortion describes the relation between the signal power and the power of all other frequencies within the channel, both from noise and spurious signals. SINAD is defined as [SINAD = 10log10(Ps/Pn+d) (dB)].

 $\underline{\text{ENOB}}$ = Effective number of bits and stands for the resolution in bits that is possible to achieve after the signal has been digitalized. ENOB is directly related to SINAD since both noise and spurious signals can affect the output. ENOB can be defined as

[ENOB = (SINAD - 1.76)/6.02 (dB)].

When a signal is quantized, an error is introduced. The average of this error is half that of one quantization step and a N-bit quantization leads to an SNR of:

[SNRquantization = 6.02N + 1.76 (dB)].

This noise is spread evenly over the frequency spectrum from 0 to the Nyquist frequency of the sampling frequency, fs/2. If the signal is sampled at a much higher frequency than the signal frequency and subsequently low-pass

filtered, a large proportion of the noise can be filtered out. The resulting SNR with an oversampling factor of OSR = fs/(2fbw) is : [SNRoversampling = $6.02N + 1.76 + 10 \log 10$ OSR (dB)] $\Sigma \Delta$ ADCs:



Figure 1. $\sum \Delta$ -ADC

The quantization noise of the ADC can be significantly reduced by different types of feedback. In a $\sum \Delta$ structure, the output error is integrated and subsequently quantized for the next output. With this structure each output error will affect the subsequent outputs and as a result the average error will be reduced. In a $\sum \Delta$ -ADC the total noise in the system is increased compared to the case of non-feedback ADC but the noise is lower at lower frequencies and higher at higher frequencies. With this noise-shaping a larger proportion of the quantization noise can be filtered out in a lowpass filter and with the same OSR result in a higher SNR than in a non-feedback system:

 $[SNR\Delta = 6.02N + 1.76 - 5.17 + 30 \log 10 OSR (dB)].$

Harmonics and Intermodulation Products:

Non-linear properties of a system cause distortion to the output signal. These distortions cause unwanted harmonics to appear at integer multiples of the input frequency (2fin, 3fin, 4fin. . .). In a differential system the even-order harmonics of the positive branch and the negative branch of the system will cancel each other out so that only the odd multiples of fin will appear at the output. When two signals are fed through a system at the same time, they and their harmonics will mix with each other causing intermodulation products at the output. The largest of these intermodulation products will appear at $f_{1+f_{2}}$ and $f_{1-f_{2}}$ called second-order intermodulation products or ID2. Further intermodulation products will appear at 2f1 - f2and $2f_2 - f_1$ called third-order intermodulation products, ID3 and to a lesser extent also ID4, ID5 and so on. If two signals with frequencies close together, in the middle of a frequency band

are passed through a system, the third-order will also occur within the band. Because of this ID3 can be a big problem and a common way to test a system's linearity is through a two-tone test.

Basic Hardware Design:



Figure 2. Principle schematic of the proposed design.

The proposed structure is a differential firstorder $\sum \Delta$ -loop with three or four internal bits. The integration in the loop is done over two capacitances, one for each path of the differential system. The input to the system is two equally large but opposite currents, either from a transconductance amplifier or as a current output from a mixer. The peak currents of these inputs are not allowed to be larger than 1.584 mA differentially, the same as the maximum feedback from the DAC. If the inputs are larger than this the DAC can no longer compensate for the input signals and the voltage levels of the integrating capacitances will grow out of control. The design is made in a 90nm technology and all transistors used in the design are of low threshold voltage type in order to reduce the onresistance of switches and to improve the allowed output voltage swing of the DAC. The supply voltage, Vdd of the system is 1.2 V. To avoid leak-through from the dump capacitances to the integrating capacitances, non-overlapping clocks, Φ 1 and Φ 2 have been used.

Integrator and Charge dump:

The integrating part of the loop is done over two capacitances connected to Gnd, one for the positive and one for the negative side of the differential system. The differential voltage of the integrating capacitances will change during positive phase of Φ 1 according to:

 $\Delta v diff = ((iIn, diff - iDAC, diff)/Cintegration)*(Tclock/2) V.$

During the negative phase of the $\Phi 1$ clock, the integrating capacitances are disconnected from the input and from the DAC. If the currents are

not taken care of the voltages of nodes A and B will quickly approach Gnd or Vdd and the nodes would have to be recharged to the voltage levels of the integrating capacitances at the start of each integration phase. This would introduce a noise in the system and different strategies could be employed to minimize this noise:

1. The input and the DAC could be turned off.

2. Since ia = -ib nodes A and B could be shortcircuited so the currents would cancel each other out during the negative phase of the $\Phi 1$ clock.

3. The currents ia and ib could be fed to dump capacitances of the same size as the integrating capacitances.



Figure 3. The 1st strategy.

The first strategy has two drawbacks. The first is that for the current sources and current sinks to be turned off, their connections with Vdd and Gnd respectively have to be switched off. This would reduce their allowed voltage swing. The second drawback is that since the transistors at the outputs of the DAC are relatively large, it would take some time for them to be able to deliver their correct output currents after each rising edge of the Φ 1 clock. One benefit of this strategy would be that since ia and ib are turned off when they are not needed, no power would be wasted during the negative phase of the Φ 1 clock and the overall power consumption and heat generation of the circuit would decrease.





The second strategy also suffers from a few drawbacks. During the positive phase of the $\Phi 2$ clock, a transmission gate would short circuit nodes A and B and the currents ia and ib would cancel each other out. One problem with this strategy is that at every rising edge of the $\Phi 1$

clock, the voltage levels of nodes A and B would have to be recharged from Vdd/2 to the voltage levels of the integrating capacitances. Another problem is that the nonzero on-resistance of the short-circuit switch would lead to a difference between the voltage levels of node A and node B equal to ia \cdot Rswitch. Since the switch resistance can be in the order of 50 and the current ia in the order of 0.2 mA the voltage difference could be as large as 10 mV and not negligible compared with the overall maximum voltage swing of 200 mV.



Figure 5. The 3rd strategy.

The third strategy is the one implemented in this design. The currents ia and ib are directed to two dump capacitances during the positive phase of the $\Phi 2$ clock. Since ia and ib on average are approximately as large during a positive phase of the Φ 1 clock as in the following positive phase of the $\Phi 2$ clock, the voltage levels of the dump capacitances (A3 and B3) will trace those of the integrating capacitances (A2 and B2) with only a small error. At a rising edge of the Φ 1 clock, the output of the DAC, nodes A1 and B1 will have to be recharged to the voltage levels of A2 and B2. At this time, the voltage levels of nodes A1 and B1 are the same as the voltage levels of A3 and B3 and therefore it is [(vA3-vA2)·CA1]/ Cintegration and $(vB3-vB2)\cdot CB1]/$ Cintegration , at the rising edge of the Φ 1 clock that determines the amount of added noise during the transition.



Figure 6. Schematic view of the transconductance amplifiers.

It is important that the two clocks $\Phi 1$ and $\Phi 2$ do not overlap in order to avoid leak-through from the dump capacitances to the integrating capacitances. The drawbacks with this approach are the need for two extra space-consuming capacitances and the added power consumption of the amplifiers.

Transmission Gates:



Figure 7. Schematic of a n-MOS switch with compensating transistors to reduce clock feed-through.

When a MOS-transistor is used as a switch and the transistor switches, the change in gate voltage affects the source and drain of the transistor through the gate-drain and gatesource capacitances. To avoid this leak-through, compensating transistors, half the size of the switch transistor can be connected to each side of the switch transistor (see figure 3.8). The drains and sources of these compensating transistors should be short-circuited because it is only the capacitive property of the transistors that is used and the gate connections should be connected to the complement of the gate connection of the switch transistors. With this set-up each time charge leaks through from or to the gate of the switching transistor, an equal amount of charge will leak in the opposite direction to or from the compensating transistors. This design greatly reduces the clock feed-through.



Figure 8. Schematic of a complete transmission gate.

Schematic of Integrator Charge and Dump:

As you can see in no compensating transistors have been added to the input node in order to keep the input capacitance low. In order to keep voltage levels of the the integrating capacitances from drifting due to offset errors of the current inputs, or from mismatch errors between the pull-up and pull-down elements of the DAC, two resistors have been added, one from each integrating capacitance to Vdd/2. The common-mode amplification of the transconductance amplifiers compensate in a similar way for drift in voltage levels of the dump capacitances.



Figure 9. Schematic of the integrator and charge dump.

DAC (Current Sources and Sinks):



Figure 10. Principle structure of a two-bit DAC.

To achieve high enough linearity at the output of the current sources and current sinks regardless of the voltage levels at the output nodes, a cascode structure has been chosen. Because a high output impedance is desired but at the same time a low output capacitance the first transistor in the source or sink is chosen both wide and long to get a high impedance and the transistor closest to the output, the cascode transistor is chosen relatively small to get a low capacitance at the output node. Because both transistors in the current sources and sinks must be in saturation for the output current to be linear a cascade structure reduces the allowed output voltage swing.



Figure 11. Schematic view of a pull-down element of a three-bit DAC.

Flash ADC:

A flash-ADC is an ADC with (quantization levels - 1) comparators that compares the input voltage to different reference voltages to decide the digital output. This is a fast design but since the number of comparators is 2number of bits-1, it is not practical to use when high resolution is needed. The Flash-ADC in this design has not been realized on a schematic level but programmed in AHDL, Altera Hardware Description Language. During the positive phase of the $\Phi 2$ clock the flash-ADC evaluates the differential analog input and at the falling edge of the clock delivers a digital thermometer coded output, as well as the complement of the output.

Value	Three-bit	Four-bit
15		111111111111111111
13		01111111111111111
11		00111111111111111
9		0001111111111111
7	1111111	0000111111111111
5	0111111	000001111111111
3	0011111	000000111111111
1	0001111	000000011111111
-1	0000111	00000001111111
-3	0000011	000000000111111
-5	0000001	00000000011111
-7	0000000	00000000001111
-9		00000000000111
-11		00000000000011
-13		000000000000001
-15		0000000000000000000

 Table 1. Thermometer code for a three- and for a four-bit flash-ADC.

 Varification:

Verification:



Figure 12. Test setup.

<u>Two tone test:</u> Figure 4. shows the output power spectrum from the DAC with two input signals each with -6 dBfs signal power. Since it is the maximum amplitude of the input signal and not the total signal power that decides when the DAC can no longer compensate for the input signal, this is the maximum input allowed to the $\Sigma\Delta$.

Out of band blocker: If the gain of the low noise amplifier before the ADC in the receiver chain can be varied, the input signal to the ADC can be kept at a level for optimum operation. In this case the maximum allowed blocker-to-signal relationship for an out-of-band blocker can be expected to be Pblocker-PSINAD=0dB -SNRmin (dB) where SNRmin is the minimum SNR according specifications of the standard used and PSINAD=0dB is the 0 dB intersection. For a three-bit ADC the maximum blocker-tosignal relationship is -3 dBfs - (-78.2 dBfs) -SNRmin = 75.2 - SNRmin dB and for a four-bit ADC the relationship is 79.9 – SNRmin dB.

In band blocker: Because some harmonics of a blocker signal with a frequency lower than fbw/3 appear within the band (see figure 4.5 (a)), the maximum blocker-to-signal allowed in the system for an in-band blocker will be lower than for a out-of-band blocker. The maximum blocker-to-signal relationship for an n-band blocker in a three-bit ADC is 64.1 - SNRmin dB and for a four-bit ADC the relationship is 71.8 -SNRmin dB. Nonlinearities in the mixer and in the LNA before the ADC will further degrade maximum in-band blocker-to-signal the relationship.

Resolution: When a signal with a frequency lower than fbw/3 is sent to the ADC, the harmonics of that signal will appear inside the output band and SINAD will be reduced. In the case of a 1.1 MHz input signal, SINAD is reduced to 62.0 dB for a three-bit ADC, allowing a resolution of 10.3 effective number of bits and to 75.0 dB for a four-bit ADC, allowing a resolution of 12.1 effective number of bits. If we compare SNR instead of SINAD for a 1.1 MHz input and a 9.1 MHz input we can see that the SNR is roughly the same for both input signals and it is therefore apparent that this reduction comes from the harmonics of the input signal. Nonlinearities in the mixer and in the LNA before the ADC will further degrade SINAD.

Noise:

In VLSI design parasitic capacitances are usually a big problem. In this design the part that is most sensitive to parasitic capacitances is the output node of the DAC combined with the output node of the element that generates the input signal to the system. In particular it is very important to keep the capacitance of the pull-down elements low because each time one of these switches, the voltage level of this node has to change from that of one dump capacitance to that of the other.

The voltage levels of an integrating capacitance will have an uncertainty with a variance of kT/Cintegration where T is the absolute temperature and k is the Bolzmann constant after each integration period because of the resistive properties of the transmission gate and of thermal noise. Because the flash-ADC has two inputs and each of these is subject to thermal noise, the total noise variance is twice that of the noise variance of one capacitance. The thermal noise is spread evenly over the entire output spectrum from 0 to the Nyquist frequency of the sampling frequency, fsample/2. In this system the integrating capacitances are dimensioned to Cintegration = 1.33 pF to keep the thermal noise 6 dB below the quantization noise of a 13-bit output from a four-bit $\Sigma\Delta$ -ADC. In a three-bit $\Sigma\Delta$ -ADC with a 12-bit output, the capacitances as well as all transistors and bias currents in the system could be reduced to 1/4 size and still keep the thermal noise 6 dB below the quantization noise.

Conclusion and Future works:

In this report I have shown that it is possible to design a GHz $\sum \Delta$ -ADC suitable for an RF front-end. This design has an SNR of 76.5 dB for a first order $\sum \Delta$ - loop with three internal bits capable of handling a 75.2 – SNRmin dB outof-band blocker-to-signal relationship and a 64.1 – SNRmin dB in-band blocker-to-signal relationship. For a four-bit system the SNR is 82.5 dB and the system is capable of handling a 79.9–SNRmin dB out-of-band blocker-to-signal relationship and a 71.8– SNRmin dB in-band blocker-to-signal relationship.

Future work could include: Increase the output swing of the DAC to increase Vfs and thus reduce the capacitance sizes needed due to thermal noise. Reduce the output capacitances of

the pull-down elements of the DAC to reduce the non-linear properties of the $\sum \Delta$. Introduce a current output mixer as the source of input signal to the $\sum \Delta$. It is important to note that due to its design, the $\sum \Delta$ -loop mixes the input signal with the clock signal and care has to be taken to avoid noise around the same frequency as the clock frequency.

Design characteristics				
	three-	four-		
	bit ADC	bit ADC		
SNR	76.5 dB	82.5 dB		
SINAD	64.1 dB	75.0 dB		
Maximum	75.2 –	79.9 –		
OB blocker	SNRmin dB	SNRmin dB		
Maximum	64.1 –	71.8 –		
IB blocker	SNRmin dB	SNRmin dB		
Theoretical	12.6 bits	13.6 bits		
ENOB	12.4 bits	13.5 bits		
ENOB from	10.3 bits	12.1 bits		
SNR				
ENOB from				
SINAD				

Table 2. Characteristics of the two designsanalyzed in this report.

References:

1. Max W. Hauser, "Principles of Oversampling A/D Conversion," *Journal Audio Engineering Society*, Vol. 39, No. 1/2, January/February 1991, pp. 3-26.

2. E. M. Deloraine, S. Van Mierlo, and B. Derjavitch, "Methode et système de transmission par impulsions," *French Patent* 932,140, issued August, 1946. Also *British Patent* 627,262, issued 1949.

3. E. M. Deloraine, S. Van Mierlo, and B. Derjavitch, "Communication System Utilizing Constant Amplitude Pulses of Opposite Polarities," *U.S. Patent 2,629,857*, filed October 8, 1947, issued February 24, 1953.

4. F. de Jager, "Delta Modulation: A Method of PCM Transmission Using the One Unit Code," *Phillips Research Reports*, Vol. 7, 1952, pp. 542-546.

5. H. Van de Weg, "Quantizing Noise of a Single Integration Delta Modulation System

with an N-Digit Code," *Phillips Research Reports*, Vol. 8, 1953, pp. 367-385.

6. C. C. Cutler, "Differential Quantization of Communication Signals," *U.S. Patent* 2,605,361, filed June 29, 1950, issued July 29, 1952.

7. C. C. Cutler, "Transmission Systems Employing Quantization," U.S. Patent 2,927,962, filed April 26, 1954, issued March 8, 1960.

8. C. B. Brahm, "Feedback Integrating System," *U.S. Patent 3,192,371*, filed September 14, 1961, issued June 29, 1965.

9. H. Inose, Y. Yasuda, and J. Murakami, "A Telemetering System by Code Modulation: Δ - Σ Modulation," *IRE Transactions on Space Electronics Telemetry*, Vol. SET-8, September 1962, pp. 204-209. Reprinted in N. S. Jayant, *Waveform Quantization and Coding*, IEEE Press and John Wiley, 1976, ISBN 0-471-01970-4.

10. H. Inose and Y. Yasuda, "A Unity Bit Coding Method by Negative Feedback," *IEEE Proceedings*, Vol. 51, November 1963, pp. 1524-1535.

11. D. J. Goodman, "The Application of Delta Modulation of Analog-to-PCM Encoding," *Bell System Technical Journal*, Vol. 48, February 1969, pp. 321-343. Reprinted in N. S. Jayant, *Waveform Quantization and Coding*, IEEE Press and John Wiley, 1976, ISBN 0-471-01970-4.

12. J. C. Candy, "A Use of Limit Cycle Oscillations to Obtain Robust Analog-to-Digital Converters," *IEEE Transactions on Communications*, Vol. COM-22, December 1974, pp. 298-305.

13. R. J. van de Plassche, "A Sigma-Delta Modulator as an A/D Converter," *IEEE Transactions on Circuits and Systems*, Vol. CAS-25, July 1978, pp. 510-514.

14. Jensen, J.F.; Raghavan, G.; Cosand, A.E.; Walden, R.H., "A 3.2-GHz second-order deltasigma modulator implemented in InP HBT technology," *Solid-State Circuits, IEEE Journal* of, vol.30, no.10, pp.1119-1127, Oct 1995.

15. Raghavan, G.; Jensen, J.F.; Walden, R.H.; Posey, W.P., "A bandpass $\sum \Delta$ modulator with 92 dB SNR and center frequency continuously programmable from 0 to 70 MHz," *Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International*, vol., no., pp.214-215, 459, 6-8 Feb 1997.

16. Olmos, A.; Miyashita, T.; Nihei, M.; Charry, E.; Watanabe, Y., "A 5 GHz continuous time sigma-delta modulator implemented in 0.4 μ m

InGaP/InGaAs HEMT technology," Circuits and Systems, 1998. ISCA

'98. Proceedings of the 1998 IEEE International Symposium on , vol.1, no., pp.575-578 vol.1, 31 May-3 Jun 1998.

17. Jaganathan, S.; Krishnan, S.; Mensa, D.; Mathew, T.; Betser, Y.; Yun Wei; Scott, D.; Urteaga, R.; Rodwell, M., "An 18-GHz continuous-time $\sum \Delta$ analog-digital converter implemented in InP-transferred substrate HBT technology," *Solid-State Circuits, IEEE Journal of*, vol.36, no.9, pp.1343-1350, Sep 2001.

18. Krishnan, S.; Scott, D.; Griffith, Z.; Urteaga, M.; Yun Wei; Parthasarathy, N.; Rodwell, M., "An 8-GHz continuous-time _____ analog-digital converter in an InP-based HBT technology," *Microwave Theory and Techniques, IEEE Transactions on*, vol.51, no.12, pp. 2555-2561, Dec. 2003.

19. Cosand, A.E.; Jensen, J.F.; Choe, H.C.; Fields, C.H., "IF-sampling fourthorder bandpass modulator for digital receiver applications," *Solid-State Circuits, IEEE Journal of*, vol.39, no.10, pp. 1633-1639, Oct. 2004.

20. Dagher, E.H.; Stubberud, P.A.; Masenten, W.K.; Conta, M.; Dinh, T.V., "A 2-GHz analog-to-digital delta-sigma modulator for CDMA receivers with 79-dB signal-to-noise ratio in 1.23-MHz bandwidth," *Solid-State Circuits, IEEE Journal of*, vol.39, no.11, pp. 1819-1828, Nov. 2004.

21. L. Luh; J. Jensen; C.-M. Lin; C.-T. Tsen; D. Le; A. Cosand; S. Thomas; C.Fields, "A 4GHz 4th-Order Passive LC Bandpass Delta-Sigma

Modulator with IF at 1.4GHz," *VLSI Circuits*, 2006. *Digest of Technical Papers*. 2006 *Symposium on*, vol., no., pp.168-169, 2006.

22.Chalvatzis, T.; Gagnon, E.; Repeta, M.; Voinigescu, S. P., "A Low-Noise 40-GS/s Continuous-Time Bandpass $\sum \Delta$ ADC Centered at 2 GHz for Direct Sampling Receivers," *Solid-State Circuits, IEEE Journal of*, vol.42, no.5, pp.1065-1075, May 2007.

23. Stefan Andersson, Christer Svensson, Anton Blad, Laura Reece, Department of Electrical Engineering, Linköpings universitet, Sweden. Research journal on "A High Speed $\sum \Delta A/D$ -Converter for a General Purpose RF Front End in 90nm-Technology, June 2006"

24. M. Straayer and M. H. Perrott, "A 10-bit 20 MHz 38mW950 MHz CT $\sum \Delta$ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13 m CMOS," in *VLSI Symp. Dig.*, 2007, pp. 246–247.

25. A. Iwata, "The architecture of delta sigma analog-to-digital converters using a VCO as a multibit quantizer," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 46, no. 8, pp. 941–945, Aug. 1999.

26. R. Naiknaware, H. Tang, and T. Fiez, "Time-referenced single-path multi-bit $\sum \Delta$ ADC using a VCO-based quantizer," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 6, pp. 596–602, Jun. 2000.

27. E. Alon, V. Stojanovic, and M. Horowitz, "Circuits and techniques for high-resolution measurement of on-chip power supply noise," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 820–828, Apr. 2005.

28. J. Kim and S. Cho, "A time-based analogto-digital converter using a multi-phase VCO," in *Proc. IEEE ISCAS*, May 2006, pp. 3934– 3937.

29.M. Miller, "Multi-bit continuous time sigmadelta ADC," U.S. Patent 6,700,520, Mar. 2, 2004.

30. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-time $\sum \Delta$ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2641–2649, Dec.2004.